H0921 PATENT

## WHAT IS CLAIMED IS:

3

4

5

6

7

1

2

3

1 1. A method for performing passive voltage contrast on a silicon on insulator 2 (SOI) device comprising the steps of:

grinding a first portion of a substrate of said SOI device with a dimpling tool; etching a second portion of said substrate of said SOI device with tetramethylammonium hydroxide (TMAH) following said grinding of said SOI device with said dimpling tool; and

directing a beam of electrons at a backside surface of said SOI device.

- 2. The method of claim 1, wherein said beam of electrons is operable for generating a secondary emission of electrons one or more active regions in said SOI device.
- The method of claim 2, wherein a presence of said secondary electron emission signals determines a p-type active region, and an absence of secondary emission determines a n-type active region.
- 4. The method of claim 2, said secondary emission for inspecting a boundary between a first active region and a second active region of said one or more active regions in said SOI device.
- The method of claim 1 further comprising connecting one or more pins of a
   pin-grid-array package containing said SOI device to a ground reference.
- 1 6. The method of claim 1 further comprising:
  2 applying a conductive coating to a topside surface of said SOI device; and
  3 connecting said conductive coating to a ground reference.
- 7. The method as recited in claim 1, wherein said conductive coating comprises a carbon ink coating.

H0921 PATENT

1 8. The method of claim 1 further comprising etching a third portion of said

2 substrate and a portion of a box insulator of said SOI device with hydrofluoric acid

(HF) following said etching of said SOI device with said TMAH.

3

H0921 PATENT

1	9.	A sincon on insulator (501) device, comprising:
2		a substrate;
3		a box insulator overlaying said substrate wherein said box insulator has a
4	backs	de surface, said backside surface having a portion exposed through said
5	substrate; and	
6		a body overlaying said box insulator.
1	10.	The SOI device as recited in claim 9, further comprising a pin-grid-array
2	packa	ge, said SOI device contained in said pin-grid-array package.
1	11.	The SOI device of claim 9 wherein said portion exposed through said
2	substrate is defined by grinding a portion of said substrate using a dimpling tool and	
3	subsec	quent etching using tetramethylammonium hydroxide (TMAH).
1	12.	The SOI device of claim 9 wherein a portion of said box insulator is removed.
1	13.	The SOI device of claim 9 further comprising one or more active regions
2	dispos	ed within said body.
1	14.	The SOI device of claim 13 further comprising:
2		one or more contacts to corresponding ones of said one or more active
3	regions; and	
4		a conductive layer disposed on a topside surface of said SOI device, the
5	conductive layer for interconnecting said one or more contacts to a reference	
6	potential.	